


Cuprins:

1. Sarcina tehnică.....	3
2. Datele inițiale pentru proiectare.....	3
3. Circuitul electric din 2 elemente ȘI-NU și topologia.....	3
4. Noțiuni teoretice.....	4
5. Descrierea tehnicii LOCOS.....	11
6. Calculul parametrilor tranzistorilor.....	13
7. Fișa tehnologică.....	17
8. Procesul de încapsulare.....	24
9. Elaborarea schemei topologice și a măștilor.....	25
10. Elaborarea schemei principiale și testarea circuitului obținut.....	29
11. Concluzii.....	34
Bibliografie.....	35

CMOS Technology






- It possible to grow an n -well inside a p -substrate to create a technology where both NMOS and PMOS can coexist.
- It is known as CMOS, or “Complementary MOS”.



CMOS NAND Gate

A	B	Y
0	0	
0	1	
1	0	
1	1	






Example Gate: NAND

A	B	Out
0	0	1
0	1	1
1	0	1
1	1	0

Truth Table of a 2 input NAND gate



PDN: $G = A B \Rightarrow$ Conduction to GND



PUN: $F = \overline{A} + \overline{B} = \overline{AB} \Rightarrow$ Conduction to V_{DD}

$$\overline{G(In_1, In_2, In_3, \dots)} \equiv F(\overline{In_1}, \overline{In_2}, \overline{In_3}, \dots)$$



CMOS NAND Gate



A	B	Y
0	0	1
0	1	
1	0	
1	1	







CMOS NAND Gate

A	B	Y
0	0	1
0	1	1
1	0	
1	1	



CMOS **NAND** Gate



A	B	Y
0	0	1
0	1	1
1	0	1
1	1	





CMOS NAND Gate

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0



NAND2







Figura 3.7: Forma mastilor- mostra ale unor porti CMOS NOR2 si NAND2


Mask layout of a CMOS NAND gate




stick diagram layout




n-well and active area masks



poly mask -> define nMOS and pMOS transistors




metal mask for VDD, GND and output connections





metal-diffusion contact mask

Figura 3.9: Pasii principali necesari pentru generareai mastlor unei porti CMOS NAND2

NAND2 Layout



NMOS NAND





Darshana Sankhe



CMOS **NOR** Gate

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0







Example Gate: NOR

A	B	Out
0	0	1
0	1	0
1	0	0
1	1	0

Truth Table of a 2 input NOR gate



Mask layout of a CMOS NOR gate



stick diagram layout




Figura 3.8: Pasii principali necesari pentru generarea mastilor unei porti CMOS NOR2








Figura 3.8: Pasii principali necesari pentru generarea mastilor unei porti **CMOS NOR2**

NOR2 Layout




NMOS NOR




3-input NAND Gate

- Y pulls low if ALL inputs are 1
- Y pulls high if ANY input is 0





Example: NAND3

- Horizontal N-diffusion and p-diffusion strips
- Vertical polysilicon gates
- Metal1 V_{DD} rail at top
- Metal1 GND rail at bottom
- 32λ by 40λ



Sarcina tehnică la proiectul de an la disciplina „TPS VLSI”

De calculat dimensiunile și parametrii tranzistorilor, de simulat schema electrică principială ce conține elementele CMOS, de elaborat topologia circuitului integrat, de elaborat construcția măștilor pentru realizarea circuitului și de descris fișa tehnologică în corespundere cu tehnologiile avansate CMOS, de prezentat vederea în secțiune a tranzistorilor și elementelor CMOS. De prezentat fișierul de verificare a schemei și de testat circuitele elaborate.



Datele inițiale pentru proiect:

1. Schema de principiu al circuitului constă din **X** elemente Și-Nu/ Sau - Nu
2. Coeficientul de ramificare $K_{ram} = 9$
3. Capacitatea sarcinii $C_s = 6 \text{ pF}$
4. Timpul de reținere $t_{ret} = 5 \text{ ns}$
5. Tensiunea sursei de alimentare $U_{s.a.} = 9 \text{ V}$
6. Tensiunea „0” logic de ieșire $U_{ieș}^0 = 0,65 \text{ V}$
7. Tensiunea „1” logic de ieșire $U_{ieș}^1 = 6.5 \text{ V}$
8. Rezerve de stabilitate la perturbații $U_{pert} = 0,75 \text{ V}$
9. Concentrația impurităților în plachetă $N_0^n = 2 \cdot 10^{15} \text{ cm}^{-3}$
10. Concentrația impurităților în regiunea *p* $N_0^p = 3 \cdot 10^{16} \text{ cm}^{-3}$
11. Concentrația stărilor de suprafață $N_{supr} = 3 \cdot 10^{11} \text{ cm}^{-2}$
12. Mobilitatea electronilor $\mu_n = 470 \text{ cm}^2/(\text{V} \cdot \text{s})$
13. Mobilitatea golurilor $\mu_p = 190 \text{ cm}^2/(\text{V} \cdot \text{s})$
14. Diapazonul temperaturii de funcționare $T = -30 \text{ }^\circ\text{C} - +45 \text{ }^\circ\text{C}$
15. Materialul grilei „poli Si”
16. Tehnica „LOCOS”

Calculam tensiunea de prag necesara pentru tranzistorul unipolar $|U_0|$ pentru acordarea rezervei de stabilitate la perturbatii date dupa formula, in conditiile $U_{int}^0 = U_{ies}^0$ si $U_{int}^1 = U_{ies}^1$.

$$U_{\text{pert}} = \begin{cases} (U_0 - TKU_0\Delta T_1) - U_{ies}^0 \\ U_{ies}^1 - (U_0 + TKU_0\Delta T_2) \end{cases} \quad U_{\text{по}} = \min \begin{cases} U_{\text{пом}}^+ \\ U_{\text{пом}}^- \end{cases} = \min \begin{cases} (U_0 - TKU_0\Delta T_1) - U_{\text{вх}}^0 \\ U_{\text{вх}}^1 - (U_0 + TKU_0\Delta T_2) \end{cases}$$

TKU_0 – coeficientul temperaturii tensiunilor de prag ($\sim 4 \text{ mV}/^\circ\text{C}$); $\Delta T_1 = T_{\text{max}} - T_{\text{cam}}$; $\Delta T_2 = T_{\text{cam}} - T_{\text{min}}$; $T_{\text{cam}} = +20^\circ\text{C}$.

$$\Delta T_1 = T_{\text{max}} - T_{\text{cam}} = 45^\circ\text{C} - 20^\circ\text{C} = 25^\circ\text{C}.$$

$$\Delta T_2 = T_{\text{cam}} - T_{\text{min}} = 20^\circ\text{C} - (-30^\circ\text{C}) = 50^\circ\text{C}.$$




Рис. 2.16. Схема включения (а) и временные диаграммы работы инвертора (б) в динамическом режиме




Рис. 2.17. К определению быстродействия инвертора

$$U_{\text{pert}} = \begin{cases} (U_0 - TKU_0\Delta T_1) - U_{\text{ies}}^0 \\ U_{\text{ies}}^1 - (U_0 + TKU_0\Delta T_2) \end{cases} \Rightarrow \begin{cases} U_{\text{pert}} = (U_0 - TKU_0\Delta T_1) - U_{\text{ies}}^0 \\ U_{\text{pert}} = U_{\text{ies}}^1 - (U_0 + TKU_0\Delta T_2) \end{cases}$$

$$\begin{cases} U_0 = U_{\text{pert}} + TKU_0\Delta T_1 + U_{\text{ies}}^0 \\ U_0 = U_{\text{ies}}^1 - U_{\text{pert}} - TKU_0\Delta T_2 \end{cases} \Rightarrow \begin{cases} U_0 = 0,75V + \frac{4mV}{^\circ C} * 25^\circ C + 0,65V = 1,5V \\ U_0 = 6,5V - 0,75V - \frac{4mV}{^\circ C} * 50^\circ C = 5,55V \end{cases}$$

$$\begin{cases} U_0 = 1,5V \\ U_0 = 5,55V \end{cases}$$

Determinăm capacitatea specifică a porții relative canalului C_{30} pentru tranzistoare p- și n-canale după formule, cu condiția $\varphi_{\text{ms}} = 0$.

$$\varepsilon_0 = 8,854 \cdot 10^{-12} \left[\frac{F}{m} \right] = 8,854 \cdot 10^{-14} \left[\frac{F}{cm} \right]$$

$$\varepsilon_n = 11,7 \left[\frac{F}{m} \right] = 11,7 \cdot 10^{-2} \left[\frac{F}{cm} \right]$$

$$\varphi_T \sim 0,026 V$$

$$n_i = 2 * 10^{10} \text{cm}^{-3}$$

$$\text{Pentru } n\text{- canal: } \varphi\phi_i = \varphi_T \ln(N_0/n_i) = 0,26 * \ln \left(\frac{3*10^{15}}{2*10^{10}} \right) = 0,309V$$

$$\text{Pentru } p\text{- canal: } \varphi\phi_i = \varphi_T \ln(N_0/n_i) = 0,26 * \ln \left(\frac{4*10^{15}}{2*10^{10}} \right) = 0,377V$$

$$Q_{SS} = q * N_{\text{пов}} = 1,6 \cdot 10^{-19} \text{C} \cdot 4 \cdot 10^{11} \text{cm}^{-2} = 6,4 \cdot 10^{-8} \text{C/cm}^2$$

$$Q_{\text{nn}} = \sqrt{2\varepsilon_0\varepsilon_n N_0 \varphi \phi_i q} = \sqrt{2 \cdot 8,854 \cdot 10^{-14} \cdot 11,7 \cdot 10^{-2} \cdot 3 \cdot 10^{15} \cdot 0,309 \cdot 1,6 \cdot 10^{-19}} = 1,75 \cdot 10^{-9} \text{C/cm}^2$$

$$Q_{\text{np}} = \sqrt{2\varepsilon_0\varepsilon_n N_0 \varphi \phi_i q} = \sqrt{2 \cdot 8,854 \cdot 10^{-14} \cdot 11,7 \cdot 10^{-2} \cdot 4 \cdot 10^{16} \cdot 0,377 \cdot 1,6 \cdot 10^{-19}} = 7,07 \cdot 10^{-9} \text{C/cm}^2$$

$$U_0 = - \left(|\varphi_{\text{mp}}| + \frac{Q_{SS}}{C_{z0}} + \frac{Q_p}{C_{z0}} + 2\varphi\Phi_i \right) = - \frac{Q_{SS}}{C_{z0}} - \frac{Q_p}{C_{z0}} - 2\varphi\Phi_i = - \frac{Q_{SS} + Q_p}{C_{z0}} - 2\varphi\Phi_i \Rightarrow$$

$$C_{z0} = \frac{Q_{SS} + Q_p}{U_0 + 2\varphi\Phi_i} = \frac{4,8 \cdot 10^{-8} \frac{\text{C}}{\text{cm}^2} + 61 \cdot 10^{-8} \frac{\text{C}}{\text{cm}^2}}{1,5\text{V} + 0,74\text{V}} = 2,93 \cdot 10^{-7} \text{F/cm}^2.$$

$$U_0 = -|\varphi_{\text{mp}}| - \frac{Q_{SS}}{C_{z0}} + \frac{Q_p}{C_{z0}} + 2\varphi\Phi_i \text{ (pentru tranzistor n-canal).}$$

$$U_0 = -|\varphi_{\text{mp}}| - \frac{Q_{SS}}{C_{z0}} + \frac{Q_p}{C_{z0}} + 2\varphi\Phi_i = - \frac{Q_{SS}}{C_{z0}} + \frac{Q_p}{C_{z0}} + 2\varphi\Phi_i = \frac{Q_p - Q_{SS}}{C_{z0}} + 2\varphi\Phi_i \Rightarrow$$

$$C_{z0} = \frac{Q_p - Q_{SS}}{U_0 - 2\varphi\Phi_i} = \frac{\left| 15 \cdot 10^{-8} \frac{\text{C}}{\text{cm}^2} - 4,8 \cdot 10^{-8} \frac{\text{C}}{\text{cm}^2} \right|}{1,5\text{V} - 0,6\text{V}} = 1,13 \cdot 10^{-7} \text{F/cm}^2.$$

$$C_{z0} = 2,93 \cdot 10^{-7} \text{F/cm}^2 \text{ - p tip.}$$

$$C_{z0} = 1,13 \cdot 10^{-7} \text{F/cm}^2 \text{ - n tip.}$$

Gasim grosimea dielectricului din poarta h_d dupa formula pentru structurile p- si n-canal si se alege valoarea mai mare.

$$C_{z0} = \frac{\epsilon_0 \epsilon_d}{d} \Rightarrow h_d = \frac{\epsilon_0 \epsilon_d}{C_{z0}}$$

$$h_{\bar{d}} = \max \begin{cases} h_{\bar{d}}^p = \frac{\epsilon_0 \epsilon_{\bar{d}}}{C_{z0}} = \frac{8,85 \cdot 10^{-14} \cdot 3,9}{3,33 \cdot 10^{-8}} = \frac{3,45 \cdot 10^{-13}}{3,33 \cdot 10^{-8}} = 1,03 \cdot 10^{-5} = 0,103 \mu m \\ h_{\bar{d}}^n = \frac{\epsilon_0 \epsilon_{\bar{d}}}{C_{z0}} = \frac{8,85 \cdot 10^{-14} \cdot 3,9}{8,16 \cdot 10^{-8}} = \frac{3,45 \cdot 10^{-13}}{8,16 \cdot 10^{-8}} = 4,22 \cdot 10^{-5} = 0,422 \mu m \end{cases}$$

$$h_{\bar{d}} = 0,422 \mu m$$

Verificarea condiției pentru valoarea selectată a grosimii dielectricului porții h_d .

$$U_{s.a.} > |U_{01}| + U_{02} \Rightarrow 9V > 1,5V + 5,55V \Rightarrow 9V > 7,05V.$$

Calculam lungimea tehnologica a canalului tranzistorului de incarcare (l_{k1tehn}) si tranzistorului cheie (l_{k2tehn}) dupa Tabelul.3.1 si formula.

$$l_{k.tehn.} = l_z - 2i = 5\mu m - 2 * 1\mu m = 3\mu m.$$

$$l_{k.tehn.} = 3\mu m.$$

Calculam panta specifica S_{01} tranzistorului de incarcare dupa formule cu conditiile date C_s si $t_{off}=2$

t_{ret} in dependent de schema invertorului.

$$K = \frac{(U_{s.a.} - U_0)}{U_{s.a.}} = \frac{(9V - 1,5V)}{9V} = 0,83.$$

$$t_{off} = 2 t_{ret} = 2 * 5 ns = 10 ns. 0.000105$$

$$t_{\text{выкл}} = \frac{C_H}{S_{01}(U_{н.п.} - U_0)} \left[\ln(20K - 1) + \frac{0,9 - K}{0,5K} \right]$$

$$t_{off} = \frac{C_s}{S_{01}(U_{s.a.} - U_0)} \left[\ln(20K - 1) + \frac{0,9 - K}{0,5K} \right] \Rightarrow S_{01} = \frac{C_s \left[\ln(20K - 1) + \frac{0,9 - K}{0,5K} \right]}{t_{off}(U_{s.a.} - U_0)}$$

$$= \frac{6 * 10^{-12} \left(\log(20 * 0.85 - 1) + \frac{0.9 - 0.85}{0.5 * 0.85} \right)}{10 * 10^{-9} * (9 - 1,5)} = 1.9 * 10^{-4} A/B^2.$$

Calculam panta specifica S_{02} tranzistorului de incarcare dupa formule cu conditiile date C_s si $t_{off} = 2$ t_{ret} in dependent de schema invertorului.

$$S_{02} = \frac{C_s \left[\ln(20K - 1) + \frac{0,9 - K}{0,5K} \right]}{t_{off}(U_{s.a.} - U_0)} = \frac{6 * 10^{-12} \left(\log(20 * 0.85 - 1) + \frac{0.9 - 0.85}{0.5 * 0.85} \right)}{10 * 10^{-9} * (9 - 5.55)}$$

$$= 4.1 * 10^{-4} A/B^2.$$

- 8) Găsim relația dintre lățimea canalului tranzistorului de încărcare și celui cheie la lungimea lui $b_{K1}/l_{K1\text{TEXH}}$ și $b_{K2}/l_{K2\text{TEXH}}$ după formula $S_0 = \mu C_{30} b_K / l_K$ cu condițiile date ale mobilității purtătorilor de sarcină μ_n și μ_p .

$$S_0 = \frac{\mu C_{30} b_K}{l_K} \Rightarrow \frac{b_K}{l_K} = \frac{S_0}{\mu C_{30}}$$





$$(p) \quad \frac{b_{K1}}{l_{K1\text{TEXH}}} = \frac{S_{01}}{\mu_p C_{30}} = \frac{0.714 * 10^{-4}}{200 \text{ cm}^2 / V_S * 3.33 * 10^{-8} \text{ F/cm}^2} = 10.72$$

$$(n) \quad \frac{b_{K2}}{l_{K2\text{TEXH}}} = \frac{S_{02}}{\mu_n C_{30}} = \frac{1,42 * 10^{-4}}{450 \text{ cm}^2 / V_S * 8.16 * 10^{-8} \text{ F/cm}^2} = 3.86$$

$$(p) \quad b_{K1} = l_{K1\text{TEXH}} * 10.72 = 3 \mu\text{m} * 10.72 = 32.6 \mu\text{m}$$

$$(n) \quad b_{K2} = l_{K2\text{TEXH}} * 3.86 = 3 \mu\text{m} * 3.86 = 11.58 \mu\text{m}$$

Технологические ограничения на размеры МДП-структур

Чертежи топологии	Наименование элемента топологии, замечание и обозначение размера	Вид технологии		
		p-МДП	n-МДП	КМДП
<p><i>p</i>-канальный МДП-транзистор с алюминиевым затвором</p>  <p>Исток Затвор Сток</p>  <p><i>n</i>-канальный МДП-транзистор с кремниевым затвором</p>   <p>Исток Затвор Сток Охранное кольцо</p>	<p>Толщина затворного диэлектрика (SiO_2) h_d, мкм</p> <p>Толщина толстого диэлектрика (SiO_2) $h_{тд}$, мкм</p> <p>Толщина металлизации (алюминия) h_m, мкм</p> <p>Толщина кремниевого затвора $h_{п.к.з.}$, мкм</p> <p>Толщина межслойной изоляции (ФСС) $h_{м.и.}$, мкм</p> <p>Толщина пассивирующего слоя (ФСС) $h_{пс.}$, мкм</p> <p>Толщина стоков, истоков, диффузионных проводников h_j, мкм</p> <p>Толщина <i>p</i>-областей для формирования <i>n</i>-канальных транзисторов КМДП-ИМС h_i, мкм</p> <p>Минимальная длина алюминиевого (кремниевого) затвора l_2, мкм</p> <p>Перекрытие областей стока (истока) алюминиевым (кремниевым) затвором l, мкм</p> <p>Минимальное расстояние от края контактного окна до края стока (истока), диффузионного проводника, кремниевого затвора a, мкм</p> <p>Минимальный размер контактного окна к стоку (истоку), диффузионному проводнику и кремниевому затвору $c \times c$, мкм</p> <p>Минимальное расстояние от затвора до края контактного окна к стоку (истоку) d, мкм</p> <p>Перекрытие области канала затвором на его конце e, мкм</p> <p>Минимальное расстояние между соседними стоковыми (истоковыми) областями и диффузионными проводниками l, мкм</p>	<p>0,07—0,10</p> <p>1,0</p> <p>1,2</p> <p>—</p> <p>—</p> <p>1,0</p> <p>1,5</p> <p>—</p> <p>12</p> <p>2,0</p> <p>4,0</p> <p>6×6</p> <p>10,0</p> <p>3,0</p> <p>10,0</p>	<p>0,07—0,1</p> <p>1,0</p> <p>1,2</p> <p>0,5</p> <p>1,0</p> <p>1,0</p> <p>1,0</p> <p>—</p> <p>5</p> <p>0,8</p> <p>2,0</p> <p>5×5</p> <p>4,0</p> <p>2,0</p> <p>5,0</p>	<p>$\geq 0,1$</p> <p>1,0</p> <p>1,2</p> <p>0,5</p> <p>1,0</p> <p>1,0</p> <p>1,0 (n⁺)</p> <p>1,5 (p⁺)</p> <p>6,0—7,0</p> <p>5</p> <p>1,0</p> <p>2,0</p> <p>5×5</p> <p>4,0</p> <p>До охранного кольца (Al) 2,0 (Si) 5,0</p> <p>5,0</p>

Чертежи топологии	Наименование элемента топологии, наименование и обозначение размера	Вид технологии		
		p-МДП	n-МДП	КМДП
<p>Диффузионные проводники</p> <p>Поликремниевые проводники</p> <p>Проводники металлизации</p> <p>Контактные площадки</p>	<p>Минимальная ширина диффузионного проводника и охранного кольца g, мкм</p> <p>Минимальное расстояние между кремниевыми затворами k, мкм</p> <p>Минимальное расстояние между алюминиевыми затворами и между проводниками металлизации s, мкм</p> <p>Минимальная ширина проводников металлизации j, мкм</p> <p>Перекрытие проводником металлизации контактного окна ко всем областям l, мкм</p> <p>Расстояние от края кристалла до контактной площадки u, мкм</p> <p>Минимальный размер контактной площадки для ручной (числитель) и автоматизированной (знаменатель) термокомпрессионной сварки $v \times v$, мкм</p> <p>Минимальное расстояние между контактными площадками для ручной (числитель) и автоматизированной (знаменатель) термокомпрессионной сварки ω, мкм</p> <p>Расстояние между контактными площадками и другими элементами схемы x, мкм</p>	8,0	5,0	5,0
	—	4,0	4,0	
	8,0	5,0	5,0	
	8,0	5,0	5,0	
	3,0	2,0	2,0	
		≥ 50		
		$\frac{50 \times 50}{150 \times 150}$		
		$\frac{70}{50}$		
		20		

9) Determinăm alți parametri constructivi ale tranzistorilor de încărcare și celor cheie, inelelor de securitate, diodelor după tabelul 3.1 luând în considerație recomandările anterioare.

- Grosimea dielectricului pe poarta $h_{\text{д}} = 0,42 \text{ } \mu\text{m}$
- Grosimea dielectricului lat $h_{\text{Тд}} = 1 \text{ } \mu\text{m}$
- Grosimea metalizării (aluminiului) $h_{\text{М}} = 1,2 \text{ } \mu\text{m}$
- Grosimea porții din Si $h_{\text{п.к.з}} = 0,5 \text{ } \mu\text{m}$
- Grosimea izolării între straturi $h_{\text{М.И}} = 1 \text{ } \mu\text{m}$
- Grosimea stratului de pasivare $h_{\text{пс}} = 1 \text{ } \mu\text{m}$
- Grosimea surselor, drenelor, conductorilor difuzați $h_j = 1 \text{ } \mu\text{m}(9 +), 1,5 \text{ } \mu\text{m}(n +)$
- Grosimea p – regiunilor pentru formarea tranzistorilor n – canal $h_i = 6 \text{ } \mu\text{m}$
- Lungimea minimală porții din aluminiu (siliciu) $l_3 = 12 \text{ } \mu\text{m}(\text{p}), l_3 = 5 \text{ } \mu\text{m}(\text{n})$
- Suprapunerea zonelor drenei (sursei) cu poarta din aluminiu (siliciu) $i = 2 \text{ } \mu\text{m}(\text{p}), i = 0,8 \text{ } \mu\text{m}(\text{n})$
- Distanța minimă de la marginea ferestrei de contact până la marginea drenei (sursei), conductorului difuzat, porții din siliciu $a = 4 \text{ } \mu\text{m}(\text{p}), a = 2 \text{ } \mu\text{m}(\text{p})$
- Distanța minimă de la marginea a ferestrei de contact la drenea (sursa), conductorul difuzat și poarta din siliciu $c * c = 6 * 6 \text{ } \mu\text{m}(\text{p}), c * c = 5 * 5 \text{ } \mu\text{m}(\text{n})$
- Distanța minimă de la poarta la marginea ferestrei de contact la drenea (sursa) $d = 10 \text{ } \mu\text{m}(\text{p}), d = 4 \text{ } \mu\text{m}(\text{n})$

- Suprapunerea zonei canalului cu poarta la marginea lui $e = 3 \text{ um (Si) (p)}$, $e = 2 \text{ um (Si) (n)}$
- Distanța minimă între zonele drenei (sursei) din vecinătate și conductorilor difuzați $f = 10 \text{ um (p)}$, $f = 5 \text{ um (n)}$
- Lățimea minimală conductorului difuzat și inelului de securitate $g = 8 \text{ um (p)}$, $g = 5 \text{ um (n)}$
- Distanța minimă dintre porțile din siliciu $k = 4 \text{ um (n)}$
- Distanța minimă dintre porțile de aluminiu și conductorilor metalizați $s = 5 \text{ um (n)}$, $s = 5 \text{ um (n)}$
- Lățimea minimă a conductorilor metalizați $j = 8 \text{ um (n)}$, $j = 5 \text{ um (n)}$
- Suprapunerea cu conductorul metalizat a ferestrei de contact la toate zonele $t = 3 \text{ um (n)}$,
 $t = 2 \text{ um (n)}$
- Distanța de la marginea cristalului până la suprafața de contact $u \geq 50 \text{ um}$
- Dimensiunea minimă a suprafeței de contact pentru sudarea termocompresionistă (numitor) și automată (numarator) $v * v = (50 * 50) / (150 * 150) \text{ um}$
- Distanța minimă dintre contactele suprafeței pentru sudarea termocompresionistă (numitor) și automată (numerator) $w = 70/50 \text{ um}$
- Distanța între contactele suprafeței și alte elemente a schemei $x = 20 \text{ um}$